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VAPOR CdCl2 PROCESSING OF CdTe SOLAR CELLS 
 
Mursheda Hussain 
 
ABSTRACT 
 
Polycrystalline CdS/CdTe thin film solar cells are among the leading candidates 
for low-cost, large scale terrestrial photovoltaic applications.  CdTe has a high absorption 
coefficient and it can absorb the radiant energy within less than 2 µm of thickness.  This 
makes it suitable for thin film applications.  CdTe has a band gap of 1.45 eV at room 
temperature, which is nearly optimum for photovoltaic conversion efficiency under the 
AM 1.5 solar spectrum.  The theoretical maximum efficiency for CdTe solar cells is 29%.  
However, to-date the experimental value is in the 16 % range.   
In most cases CdTe cells are subjected to a post-growth heat treatment which 
involves annealing in the presence of CdCl2.  The treatment results in significant 
increases in conversion efficiency (η) and all three solar cell parameters Voc, FF, and Jsc.  
In this work, several variations of the CdCl2 treatment were used on more than 
100 samples to investigate their effects on the solar cell parameters. A vapor CdCl2 
method was applied for the treatment with various source temperatures, substrate 
temperatures, and treatment times.  The cells were characterized by dark and light J-V 
and spectral response (SR) measurements.
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CHAPTER ONE 
 
 
 
INTRODUCTION 
 
Photovoltaic conversion of solar energy is one of the most promising ways of 
meeting the increasing energy demands of the future in a time when conventional sources 
of energy are being exhausted.  Photovoltaic conversion has many advantages over 
conventional energy conversion.  Electricity produced from photovoltaics has a far 
smaller impact on the environment than traditional methods. Conventional methods (e.g. 
burning coal, petroleum and other fossil fuels, and waste incineration plants) produce 
pollutants such as carbon dioxide, carbon monoxide, and others.  These pollutants are 
responsible for the green house effect and global warming [25].  Furthermore, fossil fuels 
and uranium (nuclear energy) are non-renewable resources.  The only resource needed to 
power a solar cell is sunlight.  Since the sunlight is clean, abundant and virtually 
limitless, solar cells are non-polluting and a renewable alternative to conventional energy 
sources.  As solar cells have a useful life in excess of twenty years, they can be 
considered as long-life devices [22]. Capturing solar energy typically requires equipment 
with a relatively high initial cost.  However, over the lifetime of the solar equipment, 
these systems can prove to be cost-competitive, as compared to conventional energy 
technologies.  The key to successful solar energy installation is to use quality components 
that have long lifetimes and require minimal maintenance. 
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 A solar cell relies on a quantum mechanical process known as the “photovoltaic 
(PV) effect”.  The conversion efficiency and performance of a solar cell depend on its 
material properties, design and fabrication process.  Potential semiconductor materials 
used in solar cells are single crystalline silicon (Si), amorphous Si and polycrystalline 
thin films. Among polycrystalline thin films, copper-indium-diselenide (CuInSe2) and 
cadmium-telluride (CdTe) are the most popular.  The CdTe thin film solar cell is the topic 
of this thesis. 
The primary objective of this research is to study the effect of a vapor CdCl2 
treatment on CdS/CdTe solar cells.  This study has been carried out in order to improve 
the understanding of thin film CdTe solar cells and to develop improved processing 
schemes. 
 
 
1.1 Background 
 
The development of the solar cell stems from the work of the French physicist 
Antoine – Cesar Becquerel in 1839.  Becquerel discovered the photovoltaic effect while 
experimenting with a solid electrode in an electrolyte solution; he observed that voltage 
developed when light fell upon an electrode.  About 50 years later, Charles Fritts 
constructed the first true solar cells using junctions formed by coating the semiconductor 
selenium with an ultra-thin, nearly transparent layer of gold.  Fritts’ devices were very 
inefficient, transforming less than 1% of the absorbed light into electrical energy. 
2 
 By 1927, another metal semiconductor-junction solar cell, which was made of 
copper and the semiconductor copper oxide, had been demonstrated.  By the 1930s both 
the selenium cell and the copper oxide cell were being employed in light-sensitive 
devices, such as photometers for use in photography.  These early solar cells, however, 
still had energy-conversion efficiencies of less than 1%.  This impasse was finally 
overcome with the development of the Si solar cell by Rusell Ohl in 1941.   In 1954, 
three other American researchers, namely G.L. Pearson, Daryl Chapin, and Calvin Fuller, 
demonstrated a silicon solar cell capable of a 6% energy-conversion efficiency when used 
in direct sunlight.  By the late 1980s Si cells, as well as those made of gallium arsenide 
(GaAs), with efficiencies of more than 20% [26] had been fabricated.   
Since 1990, amorphous Si and polycrystalline thin film solar cell efficiency have 
improved appreciably.  The efficiency for amorphous Si has been reported 12% in the lab 
and 7% for commercial cells [44].  In 1992, the University of South Florida fabricated thin 
film SnO2/CdS/CdTe cell of 15.8% efficiency [41].  In 2002, the NREL (National Renewable 
Energy Laboratory) CdTe team have modified the CdTe device structure and fabricated a 
Cd2SnO4/Zn2SnO4/CdS/CdTe thin-film solar cell of 16.4% efficiency [42].  The concentrator 
solar cell is a special Si device in which sunlight is concentrated on to the cell surface by 
means of lenses.  Efficiencies up to 30% have been reported for a concentrator [44].  A 
multijunction cell mostly uses GaAs as one or all of its component cells.  These solar 
cells have efficiencies of more than 35% under concentrated sunlight [45]. 
 
 
 
3 
 1.2   Solar Energy 
 
Since the sun is the light source for solar cells, knowledge of the exact 
distribution of the energy content in sunlight is important in solar cell work as these cells 
respond differently to different wavelengths of light.  Solar energy is the radiative energy 
output in the form of electromagnetic waves, which the sun continually emits into space.  
The radiation reaching earth is scattered and absorbed in the atmosphere and the intensity 
is dependent upon the angle of incidence.  The power level of the solar spectrum in outer 
space, where there is no absorption of the radiation, is about 1300 W/m2 [25].  This is 
termed as air-mass-zero (AM0) spectrum.  AM1.5 spectrum is the most widely used 
terrestrial standard for evaluating solar cells.  It is the solar spectral irradiance distribution 
incident at sea level from the sun at 45º above the horizon.  The total incident power for 
AM 1.5 is 844 W/m2   [21].  The maximum radiation is in the wavelength range of 500 to 
600 nm as shown in figure 1.1.  It would therefore be desirable that the response of solar 
cells in this region is high [10]. 
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Figure 1.1 Spectrum of Solar Energy 
 
 
 
 
 
 
 
 
 
 
 
1.3  Solar Cell Basic Structure 
 
The most common form of a solar cell is based on the photovoltaic (PV) effect in 
which light falling on a two layer semiconductor device produces a photo-voltage or 
potential difference between the layers.  This voltage is capable of driving a current 
through an external circuit and thereby producing useful work. 
A solar cell is basically a p-n junction photo diode with a large light sensitive 
area.  The device structure of a solar cell consists of three main elements as shown in 
figure 1.2. 
 (1)  a semiconductor which absorbs light and converts it into electron-hole 
pairs (discussed in section 2.2.1).  
5 
 (2)   semiconductor junction or p-n junction (discussed in section 2.1) which 
separates the photo-generated carriers (electrons and holes), and  
(3)  contacts on the front and back of the cell that allow the current to flow to 
the external circuit. 
 
 
 
 
 
 
 
 
 
 
 The electrical contact layer on the face of the cell where light enters is generally 
present in some grid pattern and is composed of a good conductor such as metal.  The 
grid pattern does not cover the entire face of the cell since grid material, though good 
electrical conductors are generally not transparent to light.  Hence, the grid pattern must 
be widely spaced to allow light to enter the solar cell but not to the extent that the 
electrical contact layer will have difficulty in collecting the current produced by the cell.  
The back electrical contact layer has no such diametrically opposed restrictions.  Its 
function is simply as an electrical contact and thus covers the entire back surface of the 
cell structure.  Because the back layer must be a very good electrical conductor, it is 
Back contact
Front contact
n-type 
silicon
p-n junction
p-type 
silicon
Figure 1.2 Basic Structure of Solar Cell [46] 
6 
 always made of metal.  For thin film solar cells like CdTe and CIGS front contact is 
transparent instead of grid.  A transparent conducting oxide (TCO), the SnO2 is 
commonly used as front contact which has a low electrical sheet resistance and high 
optical transmission. 
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CHAPTER TWO 
 
THEORY 
 
Understanding of the fundamental theory behind the design of solar cells is very 
important for fabricating high efficiency solar cells.  The main part of a solar cell is the p-
n junction and its functionality involves the photovoltaic effect. These terms are 
explained in the following sections. 
 
 
2.1 p-n Junction  
 
Figure 2.1 shows energy band diagram for n-type and p-type semiconductors 
before they form a junction.  When n-and p-type semiconductors are brought in contact, 
free electrons move from n-type to p-type and holes from p-type to n-type.  This 
movement of carriers occurs by diffusion and its direction is from higher concentration to 
lower [11].  As the diffusion process proceeds an electric field starts to induce due to the 
accumulation of static charges on both sides of the junction.  A net negative charge on the 
p-side and positive charge on the n-side build up.  This charged area is called the space 
charge region or depletion region.  The diffusion process stops when the effect of 
8 
 concentration gradient of carriers is balanced by the electric field at the junction region 
[25].  
 
 
 
 
 
n-Type Band Gap
Fermi level of n-type
Valence Band
Conduction Band Conduction Band
Valence Band
Fermi level of p-type
p-Type
Figure 2.1  Band Structures of n-type and p-type Semiconductors of Same Material
 
 
  At the junction the Fermi levels in both sides are forced to line up, causing the 
valance and conduction bands to bend as shown in figure 2.2.  The difference in the 
potential energy of electrons at two sides of the junction is referred to as the built-in 
potential, Vbi.  The electric field plays a very important role in the photovoltaic effect.  
  
Depletion Region
Conduction Band
Valence Band
Fermi level
n-Type
p-Type
Metallurgical 
Junction
Energy
Real Space
 
 
 
 
 
 
 
Figure 2.2  Homojunction Energy Band Diagram 
A p-n junction can be a homojunction (both sides of the junction are made of 
same material) or a heterojunction (two sides of the junction are made of different 
9 
 materials). Both of them have their own merits and demerits regarding the design issues 
of solar cells.  A homojunction has perfect band alignment.  The use of the same material 
results in perfect lattice match on either side of the junction.  Lattice match helps to 
reduce interfacial traps, which can be responsible for reducing carrier lifetime by 
recombination when they exist in the vicinity of the junction.   
On the other hand, a heterojunction may show a discontinuity in the band 
alignment, more prominent in the conduction band which may cause to form an abrupt 
metallurgical junction.  The difference (discontinuity) in energy of the conduction band 
edges in the two semiconductors is represented by ∆Ec and that in the valence band edges 
by ∆Ev as shown in figure 2.3.  The equations for the discontinuities are given by  
 
∆Ec =  (X1-X2)q            …. (2.1) 
∆Ev = ∆Eg - ∆Ec           …. (2.2) 
 
where X1 and X2 are the electron affinities for p and n type semiconductors respectively, 
∆Eg is the band gap difference, q is the electron charge (q =1.602 x 10-19 Coulombs).  The 
dimensions for ∆Ec , ∆Ev , ∆Eg  are eV  and for X1, X2 are volts .  The ∆Ec and ∆Ev depend 
on the material properties of the p and n-type semiconductors. 
   If a careful material selection is not made, lattice mismatch and interface traps can be 
a problem for device performance.  However many junctions are fabricated at high 
enough temperatures so that some interdiffusion occurs and reduces lattice mismatch.  
For a solar cell, the band gap and absorption coefficient of the absorber are very 
important.  A heterojunction can help significantly in that issue.   In a heterojunction like 
10 
 the CdS/CdTe solar cell, the window layer (CdS) may have a wider band gap than the 
absorber (CdTe) as shown in figure 2.4.  This wider band gap will allow greater current 
generation from high energy photons.   
 
EC
EF
EV
∆EC
∆EV
qVbi
qX2 qφ2
qφ1
qX1
Vacuum level
Eg2
Eg1
 
 
 
 
 
 
 
Figure 2.3  Heterojunction Energy Band Diagram 
 
 
 
 
 
 
3.7 eV 2.4 eV
1.45 eV EF
EC
EV
SnO2 CdS CdTe Metal
Figure 2.4   Energy Band Diagram for the CdS/CdTe Solar Cell 
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 2.2  Photovoltaic Effect 
 
The photovoltaic effect is the generation of an electromotive force as a result of 
the absorption of radiation.  It can occur in gases, liquids, and solids, but it is in solids, 
especially in semiconductors, that acceptable efficiencies for conversion of solar energy 
into electric power have been observed [1]. 
The photovoltaic effect consists of the following four essential processes.   
(1) Absorption of radiation and generation of charge carriers (electron-hole 
pairs) in the semiconductors.   
(2) Separation of generated carrier pairs at the junction, a region of electrostatic 
field. 
(3) Migration of carriers to a junction 
(4)  Collection of these carriers at the contacts of the device  
 
2.2.1 Absorption of Radiation and Generation of Charge Carriers 
 
When a beam of monochromatic radiation is incident on a homogeneous solid, the 
relation between the intensity I(X) at a distance X from the surface and the intensity on 
the surface I(0) can be expressed as follows: 
( ) ( ) XeIXI α−= 0            …. (2.3) 
where α is the absorption coefficient, and X is the distance measured along the axis 
normal to the plane of constant phase of the incident electromagnetive wave.  The 
dimensions for X is cm and for α is cm-1.  α is a function of the wavelength or photon 
12 
 energy (hν) of the incident radiation.  It determines how far below the surface of the cell 
light of a given wavelength is absorbed.  Figure 2.5 shows a plot of lnα vs (hν) for 
several semiconductors used in fabricating solar cells.  
 
 
          1.
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Figure 2.5 Absorption Coefficient (α) vs Photon Energy 
(hv) for Materials Used in Solar Cells
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Figure 2.6   Photovoltaic Effect
Ec
Ev
Eg
Photon (hν)
Electron
Hole
 
 
 
 
 
 
Curves shown in figure 2.5 are characterized by a threshold for absorption which 
corresponds to a photon energy equal to the energy band gap (Eg) of the semiconductor.  
For a photon with an energy (hν) < Eg, the values of α in general are very small while α 
rises for (hν) > Eg to values of 104 to 105 cm-1 [1].   Absorption of photons occurs when 
 and electron-hole pairs are generated as shown in figure 2.6.  According to 
figure 2.5, there are basically two kinds of absorption curves, those for direct band gap 
semiconductors such as gallium arsenide (GaAs), CdS, CdTe etc. which rise very sharply 
near the band gap energy, and those for indirect band gap semiconductors like Si which 
increase gradually.   
gEhv ≥)(
Since most of the incident solar energy will be absorbed in a few micrometers in 
direct gap semiconductors, they are suitable for the fabrication of thin film solar cells. 
CdTe has high absorption coefficient and a layer as thin as 2 µm can absorb most of the 
incident radiation.  On the other hand, the indirect band gap semiconductors such as Si 
have low absorption coefficient and considerably thicker layers (more than 100 µm ) are 
required to absorb most of the incident radiation. 
14 
 2.2.2 Separation of Carriers at Junction 
 
Absorption of each photon results in the creation of a free electron and a free hole.  
In order to get a photogenerated current these free carrier pairs have to be separated 
before they recombine.   The built-in field (in figure 2.7) is a very powerful separator of 
oppositely charged free carriers once they are within its influence.  The electric field 
opposes electrons flowing from the n-type region to the p-type region but it favors 
electrons moving from the p-type region to the n-type region.  If photo generated 
electrons encounter the electric field, they will be driven “downhill” across the interface 
to the other side.  Similarly a light generated free hole formed (along with a free electron) 
on the n-type might be pushed by the built-in-field into the p-type lattice.  Thus the light 
generated electrons would be sent one way by the field, and holes would be accelerated 
the other way as shown in figure 2.8.  Under illumination, minority carriers carry the 
current and both electrons and holes contribute to the current flow. 
Almost every electron-hole pair generated by light absorbed within the electric 
field region could be separated and contribute to the current.  This would provide near 
perfect separation of electrons and holes.  The field driven movement of free carriers 
within the built-in-field is called drift.   
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Figure 2.7  Built-in Electric Field in p-n Junction 
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Figure 2.8  Band Diagram Under Illumination Showing the Direction of Motion of 
Minority Carriers by Built-in Field
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 2.2.3 Migration of Carriers to a Junction 
 
The free carrier pairs generated by the absorption of radiation outside of the field 
region must remain separated sufficiently long enough to travel to the charge separation 
site: the junction.  Fortunately, electrons and holes freed by the absorption of light do not 
instantly lose their energy and fall back into bound states.  The amount of time they 
remain mobile is called their lifetime.  
If no recombination occurs, during the lifetime the carriers may encounter the 
built-in-field by diffusion and accelerate to the other side of the device.  The minority 
carrier lifetime in intrinsic semiconductors depends on whether the semiconductor is a 
direct or indirect band gap material.  In direct band gap materials, the lifetime is governed 
by direct band to band recombination and is short, less than 10-8 second in intrinsic 
material.  Therefore it is hardly affected by the presence of recombination centers.  In 
intrinsic silicon, crystals of good structural perfection, the minority carrier lifetime is on 
the order of several milliseconds.  Hence, it is easily reduced by recombination centers, 
such as point defects, dislocations, and certain foreign atoms.  Since the thickness of the 
material needed to absorb most of the solar radiation is smaller in direct than in indirect 
gap materials, the shorter lifetime in the direct gap materials is not necessarily a 
disadvantage to the fabrication of efficient solar cells [6].   
  Besides bulk recombination, some of the free carriers generated close to the 
surface layer of solar cells are lost by surface recombination without contributing to the 
generation of current.  Since most of the solar radiation is absorbed close to the surface 
layer, it is very important to prepare the surface in such a way that free carriers lost due to 
17 
 surface recombination can be minimized.  In practice, it is impossible to eliminate 
completely the effects of surface states.   
 
2.3 Solar Cell Device Physics 
 
A solar cell is a large area diode with shallow junction depth to collect solar 
radiation effectively.  The forward dark current relationship of a solar cell can be 
expressed as  
   ])
AkT
qV[exp(JJ 10 −=           …. (2.4) 
where, J is the external current flow, Jo is the reverse saturation current, q is the 
electronic charge (q =1.602 x 10-19Coulombs), V is the applied voltage, k is the 
Boltzmann constant which equals to 1.38 x 10-23 J/K, T is the absolute temperature and A 
is the “ideality factor” of a diode, which depends on the dominating transport mechanism 
and usually varies from 1 to 2.  A equals 1 when the diffusion current dominates and A 
equals 2 when the recombination current dominates.  When both currents are comparable, 
A has a value between 1 and 2.  The dimensions for J, Jo are amp/cm2 and for V is volt. 
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Figure 2.9  The Equivalent Circuits of a Solar Cell Under Illumination 
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 The model of a solar cell shown in figure 2.9 represents a diode in parallel with a 
light induced current source.  JL is the magnitude of the photo generated current, and Rs, 
Rsh represent the series and shunt resistance respectively. The dimension for JL is 
amp/cm2 and for Rs, Rsh are Ω-cm2.   Rs is due to the bulk resistance of the semiconductor 
and the resistance of the contacts and interconnections.  The losses due to leakage 
currents and lattice defects are represented by Rsh.  
 
In ideal case, (Rs =0, and Rsh = α) the current through a device as depicted in 
above figure can be given by 
    LJ])
AkT
qV[(expJJ −−= 10         …. (2.5) 
In practical device series and shunt resistance affects the device performance and can no 
longer be neglected.  Incorporating Rs and Rsh  
 
   L
sh
ss J]
R
JRV[])
AkT
)JRV(q[(expJJ −−+−−= 10     …. (2.6) 
  In this equation the carrier collection loss is ignored.  However in real cells, 
especially non-lattice-matched heterojunctions, there is some collection loss.  It is bias 
voltage dependant and decreases with forward bias, resulting in reduced fill factor (FF) 
and open circuit voltage (Voc).  When the bias voltage dependency of the collection is 
considered then JL would be replaced by H(V) JL [28].  Equation 2.4 becomes, 
L
sh
ss J)V(H]
R
JRV[])
AkT
)JRV(q[(expJJ −−+−−= 10   ….(2.7) 
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   The factor H(V) is called collection function.  For large reverse bias, H=1 and J 
follows the ideal curve.  For H<1, the value of light generated current collected is 
reduced with respect to that generated in the absorber, especially for forward bias.   As a 
result Voc is reduced slightly and there is a considerable reduction in FF.  The reduction 
in short circuit current (Jsc) is usually quite small in efficient cells. 
Figure 2.10 shows a current –voltage (J-V) curve of a typical solar cell measured 
both in the dark and under illumination.  The J-V curve describes three important 
parameters that give complete description of the solar cell: Jsc , Voc , and FF. 
Jsc is obtained when the external terminals of the cell are shorted.  In this situation 
there can be no change in potential drop across the sample, since its terminals are shorted.  
The height of the internal barrier is thus the same as the equilibrium height, and the 
external voltage is zero. Under ideal conditions Jsc is JL.  However, Jsc can be lower than 
JL due to the effect of Rs , Rsh or H(V). 
When the external terminals are opened, there is no current flow in the external 
circuit.  Voc is obtained when J=0. 
    )
J
Jln(
q
AkT L
oc 1
0
+=V           …. (2.8) 
The maximum output power, Pmax is determined from the power rectangle, which 
is a rectangle with maximum area that can be fitted between the x and y-axis of the 
illuminated J-V curve.   
Pmax = Jm * Vm            …. (2.9) 
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Figure 2.10  The Current-Voltage Curve of a p-n Junction Solar 
Cell (a) in the Dark and (b) Under Illumination
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The ratio of the experimental power rectangle and theoretical rectangle is called 
the fill factor, FF. 
    
ocsc
mm
V*J
V*J
FF =            …. (2.10) 
The conversion efficiency (η) of a solar cell is calculated in terms of power 
converted from electromagnetic radiation to electric power (Amperes x Volts = Watts ). 
    
in
scoc
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out
P
J*V*FF
P
P ==η            …. (2.11) 
The normalized standard of Pin is 100mW/cm2.   
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 Jsc can be obtained from the J-V curve. A more accurate method for this is the 
spectral response (SR).  SR for a device is obtained by plotting the quantum efficiency 
(Q.E.) as a function of radiation wavelength. Q.E. of a photon of wave length λ is the 
probability that the photon contributes an electron to the photo current. It is the measure 
of the effectiveness of a device to produce electronic charge from the incident photon.   
  
)(
)(1).(. λ
λ
λλ P
Jhc
q
EQ sc=          …. (2.12) 
where, q is the unit charge, λ is the photon  wave length , h is the Plank’s constant, c is 
the speed of light in air, Jsc (λ) is the short circuit current and P(λ) is the incident light 
power.  
 
 
2.4  Estimation of Rs, Rsh and Identification of Back Barrier 
 
  A CdS/CdTe solar has a series resistance associated with it.  In the simplest 
scenario this could be due to the resistivity of all three layers of SnO2, CdS, and CdTe.  It 
is assumed that Rs is mostly due to CdTe resistivity.   
Rsh is considered when there is a shunt current due to several reasons such as thin 
CdS with voids and pinholes in it.  Barrier can be formed at junctions due to difference in 
work functions of different materials.  All these factors affect the J-V characteristics of 
the solar cells.  Therefore determination of these is crucial.   
Rs and Rsh can be estimated from the dV/dJ vs V graph shown in figure 2.11.  The 
average value of dV/dJ at voltage range - 1.5 V to - 2.0 V is used as an estimation of Rsh 
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 in this thesis.  An estimation of Rs can be taken from dV/dJ at high current and where 
dV/dJ become constant (horizontal to X-axis).  If dV/dJ does not approach a constant 
value then the value of dV/dJ represents an upper estimation.        
 
Rsh
Rs
dV/dJ
V
Rs (Upper estimation)
0
Infliction (due to back barrier)
Figure 2.11  Estimation of Rs, Rsh, and Determination of Back Barrier
        
 
 
 
 
 
 
 
The presence of a back barrier in the device can be determined if there is an 
inflection in dV/dJ.  If dark dV/dJ vs V plot shows an inflection but the light  J-V does 
not, it is considered that the barrier is located at the front ( near or at the CdS/CdTe 
junction).  If the barrier remains under light then it is assumed to be at the back contact 
since no light can reach this region of the device.  CdTe absorbs incoming light within 1µ 
to 2 µ of thickness and the rest of CdTe thickness does not absorb any light.  Therefore 
there is a possibility for the back barrier to remain there.   
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CHAPTER THREE 
 
PROCESSING OF CdS/CdTe SOLAR CELLS 
 
 
 
3.1.1 Device Fabrication 
 
Fabrication of thin film CdS /CdTe solar cells involves a number of sequential 
processing steps to deposit various layers of the device structure. First of all fluorine 
doped SnO2 (typically 10 Ω /□) was deposited by metal organic chemical vapor 
deposition (MOCVD) on borosilicate glass substrates.  The CdS films were deposited to a 
thickness of approximately 0.1µm by the chemical bath deposition (CBD) technique, and 
CdTe was deposited by the close-spaced sublimation (CSS) process.  The post deposition 
CdCl2 heat treatment was accomplished by the vapor method.  The devices were then 
masked and contacted with HgTe:Cu doped graphite paste.  Finally the devices were 
given a back contact heat treatment at 270ºC for 25 min.  Figure 3.1 shows the various 
layers of solar cells as per the sequence of device structure. 
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Front Contact
Ag
SnO2 (0.8 µm)
7059 Glass
Back Contact
CdTe (5 µm)
CdS (0.1 µm)
Graphite
In
Figure 3.1 Basic CdS/CdTe Cell Structure
 
 
 
3.2   Properties of Different Layers of Cell Structure 
 
  The properties of the various components of the solar cells are explained in the followings 
sections. 
 
 
3.2.1 Glass 
 
The solar cell is produced on a substrate of 7059 Corning glass.  The glass is 
transparent and allows light to pass through. Its thickness is 0.8 mm.  It protects the 
active layers from the environment and provides mechanical strength.   
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 3.2.2 SnO2 
 
Thin film fluorine doped tin-oxide (SnO2:F) serves as the transparent conductive 
oxide (TCO) for the substrate. The function of the transparent conducting oxide coated 
glass substrate is to provide a highly transparent and conductive contact to the CdS 
window layer.  SnO2 has a large band gap of 3.2 eV.  It has a low sheet resistance (10 
Ω/□ ) and high optical transmission.  SnO2 is used as the front contact of a solar cell. Low 
sheet resistance of a contact on a semiconductor device is necessary to reduce the barrier 
to carrier flow between the semiconductor device and the external electronic circuit. High 
optical transmission is very important to increase the amount of electromagnetic radiation 
that is absorbed by the semiconductor material, thereby optimizing the operation of the 
photovoltaic device by maximizing the number of photo-generated electrons available for 
collection. 
About 0.8 µm thick SnO2 was deposited by MOCVD.  During the MOCVD 
process, the SnO2 is deposited at 450 - 550ºC.  It is very stable at high temperatures and 
inert ambient .  However, it reacts with H2 at the temperature above 390° C. 
 
 
3.2.3 CdS 
 
The polycrystalline n-CdS layer is an essential component of the cell as it 
contributes one half of the p-n junction.  CdS should be conductive (n~1016 cm –3), thin to 
allow high transmission, and uniform to avoid shunt effects.   Its band gap is 2.4eV at 
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 300K.  Being a wide band gap material it is transparent to wavelengths of around 515 nm 
and above, and therefore it is referred to as the window layer.   The thickness of the CdS 
layer is critical.  Enhancing the photocurrent of CdTe solar cells by using thinner CdS 
films typically leads to lower Voc and FF.   This is due to the presence of pinholes in CdS, 
which leads to the direct contact of the CdTe with TCO.  For thicker CdS, absorption in 
CdS window layer below 510 nm can cause substantial current loss.  It is experimentally 
found that 0.1 µm thickness of CdS provides the optimum cell performance. The CdS 
thickness reported here is the initial thickness and the final CdS thickness may vary 
considerably from the as deposited value due to partial consumption of the CdS films 
during the cell fabrication process.  CdS was deposited by the CBD method. 
 
 
3.2.4 CdTe 
 
CdTe has long been recognized as a leading thin film photovoltaic material due to 
its near optimum band gap of 1.45 eV and high absorption coefficient.  CdTe absorbs 
over 90% of available photons (h υ > 1.45 eV) in less than 2 µm thickness .  It is called 
the absorber layer.   CdTe is polycrystalline and is p-type doped.  The doping level of 
CdTe is less than that of CdS and the depletion region is mostly within the CdTe layer.  
This is therefore the active region of the solar cell, where most of the carrier generation 
and collection occurs.  The grain size of CdTe increases with increasing substrate 
temperature.  The basic requirements for efficient absorption and photo current 
generation are uniform CdTe film with thickness ~2 µm, low density of defects, larger 
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 grain size (>0.5 um), and free of pinholes and voids.  For our samples, thicker layer of 
CdTe ( ~5 µm ) is used to ensure homogeneity.  CdTe was deposited by CSS technique. 
The CdS/CdTe is given a post deposition CdCl2 heat treatment which enables 
grain enhancement, reduces the defect density in the films, promotes the interdiffusion of 
the CdTe and CdS layers and thereby improves solar cell efficiency. 
In base line process, CdCl2 treatment is done by evaporation which involves 
deposition of CdCl2 by physical vapor deposition (PVD) process and it requires a 
subsequent annealing.  Alternative to this process is Vapor CdCl2 method.  These 
processes are described in details in the main body of chapter four.   
 
 
3.2.5 Back Contact 
 
Formation of low resistance back contacts to p-CdTe is needed for the fabrication 
of high efficiency solar cells.  CdTe has a high electron affinity (χ = 4.5 eV) and no metal 
exists with a high work function (φm); consequently a Schottky barrier height given by 
the expression φb = (χ+Eg) –φm, where χ is the electron affinity and Eg is the band gap of 
the semiconductor exists [4].   All contacts to p-CdTe therefore have a barrier which has 
the opposite sense to that of the p-n junction as shown in Figure 3.2.  Given that a back 
contact barrier is inevitable, some consider that a barrier height of less than 200 meV will 
be acceptable for device operation [4]. 
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Figure 3.2  A Solar Cell  with a Barrier at the Back Contact 
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The back contact generally includes two layers: the primary layer is a heavily 
doped layer that makes a low-loss electrical contact to the CdTe; and the secondary 
contact is metal that carries the current laterally [3]. The primary layer employs Cu, 
because the Cu diffuses into the CdTe and produces a heavily doped p-layer.  This helps 
to reduce barrier height between CdTe and back contact. The copper can be introduced 
by mixing HgTe:Cu into the graphite.  The graphite pasted films are then annealed at 
270ºC for 25 minutes in vacuum.  
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 3.3  Deposition Methods 
 
The various deposition methods used for the fabrication of CdTe cells in this 
thesis are described in this section. 
 
 
3.3.1  Chemical Vapor Deposition 
 
In chemical vapor deposition technique (CVD), thin films are deposited on the 
surface of a hot substrate by thermal decomposition or reaction of gaseous compounds 
when precursor gases are flown to the reaction chamber with the help of a carrier gas. 
When a metal organic material is used as precursor, the method is called metal organic 
chemical vapor deposition (MOCVD).  SnO2 was deposited by this method in a reaction 
chamber.  A temperature of about 450
o
C (18.2 mV) was maintained by RF heating.  The 
precursors were TMT (tetramethyl tin) and oxygen.  Halocarbon 13B1 was used as a 
dopant during the deposition. Helium was used as carrier gas for TMT.  The flow of the 
gases was controlled by a mass flow controller (MFC).  The SnO2 is deposited as bi-layer.  
One layer is doped SnO2:F and the other is undoped SnO2.  The undoped layer is highly 
resistive and is called the buffered layer.  The buffered layer is required to have a good 
Voc and FF. 
The chemical reaction occurs as follows [43] : 
  Sn(CH3)4(vap) +8 O2(gas) → SnO2(solid) + 4 CO2(gas) + 6 H2O(gas).      
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 3.3.2  Chemical Bath Deposition 
 
The chemical bath deposition (CBD) is a wet chemical method based on a slow, 
controlled decomposition of Thiourea in alkaline solution and the presence of Cd2+ ions.   
This low temperature deposition technique uses a controlled chemical reaction to affect 
the deposition of a thin film by precipitation.  CdS was deposited by this technique.  The 
precursors for Cadmium and Sulfur were aqueous Cadmium acetate (Cd(CH3COO)2) and 
Thiourea ((NH2)2CS) respectively.   Certain proportion of Cadmium acetate, Ammonium 
hydroxide (a base), Ammonium acetate (buffer solution), and H2O were mixed to make a 
solution.  A measured volume of prepared solution and Thiourea were added at a specific 
time intervals to 600 ml of H2O in a double jacketed beaker.  The bath was maintained at 
a constant temperature of 85
o
C by circulating ethylene glycol through the hollow walls of 
the beaker.   
The reaction proceeds in aqueous solution as follows [40] : 
Cd(CH3COO)2 + (NH2)2C=S + 2OH-→CdS(s) + H2CN2 + 2H2O + 2 CH3COO-    
 
 
3.3.3  Close Spaced Sublimation 
 
The CdTe films were deposited by close spaced sublimation (CSS) to a thickness 
of approximately 5µm.  CdTe chunks were first sublimed in a source plate.  The substrate 
is placed at a spacing of several millimeters from the source.  The source and the 
substrate are heated by 2000W halogen lamps.  From the source, CdTe is deposited to the 
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 substrate.  Source and substrate temperatures were 680ºC and 580ºC respectively.  
Deposition rate is ~1 µm/min.  The temperature of substrate holder is less than that of the 
source to allow for condensation of the CdTe. The deposition of CdTe films by CSS 
technique is based on the reversible dissociation of the CdTe at high temperatures as 
follows [27] : 
CdTe (s) ↔ Cd (g) +Te (g)  
 
 
3.3.4  Physical Vapor Deposition  
 
Physical vapor deposition (PVD) is similar to CVD.  In both cases Vapor is being 
deposited on to the substrate. What is different between PVD and CVD is how the 
material is transported in vapor form to the substrate where it is deposited. In PVD, the 
particles to be deposited are carried by a physical means to the substrate where in CVD, 
the particles are carried through a chemical reaction. The precursor for the PVD is a 
solid.  At high vacuum conditions the solid is first converted to liquid and then to vapor. 
Because of the high vacuum conditions the vapor is deposited directly on the substrate.  
This is what is used as baseline process for CdCl2 treatment.  The description of this 
method is given in details in chapter four.   
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 3.3.5  Graphite Paste Application 
 
After CdCl2 treatment, the samples are prepared for back contacting.  The back 
contacts consisted of a HgTe-doped graphite paste (10 gm graphite: 4 gm HgTe:Cu) and 
a silver (Ag) electrode.  Before graphite paste application, the evaporated CdCl2 treated 
samples are etched in a bromine/methanol solution for 8 seconds and blown to dry.   This 
helps to make a Te rich surface [39].  Immediately afterwards, the samples were masked 
for the front contact and the graphite paste was applied to the samples with a spatula.  
Back contact annealing was performed in He gas ambient at 270
o
C for 25 minutes.  The 
graphite was then planarized, and subsequently the silver was applied using a brush.  
Finally, the mask was removed and the front contact patterns were scribed on the 
SnO2.  Indium was put on top of the SnO2 with the help of a soldering iron to make the 
front contact more conductive.  
 
 
3.4  Solar Cell Measurements 
 
A specific LabView program was used to collect the J-V data.  A Kiethley 2410 
1100 V Source Meter supplied the power.  A generic solar simulator was utilized for light 
J-V.   The solar simulator was calibrated100 mW/cm2.   The voltage and current values 
were read by the same instrument.  The Voc and FF along with the J-V plots were 
calculated and displayed on the monitor.   
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 For spectral response measurements, an Oriel Cornerstone monochromator 
(model 74100) was used.  The light source was a GE 400W/120V Quartz Line lamp 
(model # 43707).  A Lab View program operated the spectral response setup.  The short 
circuit current was obtained from the quantum efficiency plots. 
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CHAPTER FOUR 
 
CdCl2 TREATMENT 
 
The CdCl2 heat treatment is a key processing step in the fabrication of thin film 
CdTe solar cells.  After decades of research it has been confirmed that it increases the 
solar cell efficiency significantly.   But still there are many queries in various aspects of 
the CdCl2 treatment that keep many researchers involved to explore the effects of CdCl2 
in solar cell processing. 
 
 
4.1  Process Flow Diagram 
 
CdCl2 treatment is applied after deposition of the CdTe absorber layer and prior to 
the application of the back contact.  Figure 4.1 shows the process flow diagram.   
From figure 4.1 it can be seen that the vapor CdCl2 treatment involves less 
processing steps than evaporated CdCl2 treatment.  The vapor treatment is a single step 
process to have a reaction among O2, Te, Cd, and Cl.  The evaporated method is a two 
step process in which CdCl2 deposition and annealing need to be performed sequentially 
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 in two different chambers.   Again, evaporated treatment involves an extra step for 
etching prior to back contact which vapor treatment does not. 
 
 
 
 
 
 
 
 
 
 
 
 
 
CdCl2 deposition
Evaporated CdCl2 treatment
Deposition of CdS and CdTe films
Vapor CdCl2 treatment
CdCl2 annealing
Final heat treatment
Br/Ch3OH etch
O2/Te/Cd/Cl reaction
Back contact
Evaporated Vapor
Figure 4.1 Process Flow Diagram
+
 
4.2  CdCl2 Treatment Methods 
 
Commonly used methods for CdCl2 treatment are: 
(1) Solution CdCl2 treatment  
  (2) Evaporated CdCl2 treatment   
  (3) Vapor CdCl2 treatment 
This work was limited to evaporated CdCl2 and vapor CdCl2 treatment. 
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 4.2.1 Solution CdCl2 Treatment  
 
It is the most common and simple process which involves soaking the CdTe films 
in the methanol containing dissolved CdCl2 and then heating [7].  Although this 
technique has been very popular and easy to carry out for laboratory size solar cells, it is 
not as attractive for manufacturing process, since it involves the use of Cd containing 
solutions.  Another shortcoming of this technique is the fact that significant CdCl2 residue 
remains on the CdTe surface and must be removed after the treatment is completed, 
adding more processing steps to the overall process. 
  
 
4.2.2   Evaporated CdCl2 Treatment 
 
A variation of the wet process involves evaporation of CdCl2 on CdTe eliminates 
the use of solutions.  In evaporated CdCl2 treatment 99.99% pure CdCl2 pellets (source) 
were placed in a stainless steel case.  The top cover of the case was porous to allow a 
regulated flow of CdCl2 vapor to the substrate.  Substrates were placed approximately 15 
cm above the source boat.  They were supported by a stainless steel frame mounted upon 
a quartz tube through which the evaporation took place.  Deposition took place in a high 
vacuum chamber.  The substrates were not heated during the process and the CdCl2 films 
were deposited normally to a thickness of 8000 Å.   CdCl2 thickness was obtained from a 
thickness monitor.  The evaporation chamber used for this work is shown in figure 4.2. 
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Figure 4.2  Evaporated CdCl2 Chamber
 
 
 
 
 
 
 
Following deposition, the samples were annealed in He/O2 ambient normally at 390oC 
for 25 min. 
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 4.2.3 Vapor CdCl2 Method 
 
The vapor treatment eliminates processing steps that are needed for the 
evaporation-based treatment.   In vapor treatment, the samples are exposed to CdCl2 
vapors during the heat treatment.  Therefore a complete treatment is done at the same 
chamber.   In addition etching in the CdTe sample for the back contact can be eliminated 
[24]. 
  The vapor treatment was carried out in a 2-zone tube furnace, where 99.99% 
anhydrous CdCl2 pellets were placed in a graphite crucible at one zone and the CdTe cell 
on a graphite plate at the other.  The temperature of each zone was controlled 
independently using quartz lamps for heating.  The furnace was kept at atmospheric 
pressure and the CdCl2 vapors were transported to the sample zone using a carrier gas.  
The carrier gas was a mixture of He and O2.  Initially the furnace was purged with He for 
10 minutes.  He and O2 were passed though the furnace for 20 minutes prior to the start 
of the heat treatment.  The annealing time varied from 15 seconds to 3 minutes.  The 
annealing time is the time interval from the instant that the cells reached the 
predetermined annealing temperature until the heaters were turned off.  Source/substrate 
temperatures, heat treatment times, and ambient were varied to find their effects on the 
samples.  
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 4.2.3.1   Large Area Vapor CdCl2 Chamber 
 
A large area vapor chamber (3cm x 15 cm reactor) has been introduced in order to 
develop a batch process.   It is basically the extension of the small area chamber 
described elsewhere [24]. The substrate holder is 3 cm x 15 cm graphite plate which is 
capable of supporting 4 substrates.  The source and substrate holder are kept apart 3 cm 
by a quartz plate.   The tube furnace employs 1 pair of halogen lamps for the source zone 
and 3 pairs for the substrate zone.  The power of each lamp is 2000 watt.  A schematic 
diagram of large area vapor CdCl2 chamber is shown in figure 4.3 and a top view 
diagram of large area substrate holder in figure 4.4. 
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4.3 Role of O2 in CdCl2 Treatment 
 
The presence of O2 has been found to lead to consumption of the CdS films.  It is 
possible that the O2 annealed samples exhibit an improved interface as a result of 
enhanced interdiffusion between CdTe and CdS.  It has also been found that controlling 
the O2 concentration during the CdCl2 treatment, the CdS consumption can be controlled 
and varied [29].  Deep level transient spectroscopy (DLTS) results have been found to be 
similar for both O2 and He ambient.  This suggests that the presence of O2 does not affect 
the electronic defects in CdTe solar cells [8].  Again the amount of O2 during the CdCl2 
treatment is important in determining the CdS consumption and, therefore, can affect the 
junction properties.   
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 4.4  Effect of CdCl2 Treatment 
  
Various effects of CdCl2 treatment are explained below. 
 
 
4.4.1 Interdiffusion in CdS/CdTe Interface 
 
In principle, one can not fabricate a good CdS/CdTe hetero-junction because of 
the great lattice mismatch between the two semiconductors as shown in figure 4.5. 
Lattice mismatch can occur in hetero-junctions as well as in polycrystalline grain 
boundaries. It becomes more critical for the cell performance when they are in hetero-
junctions rather than in grain boundaries.  Because the carriers generated in the 
semiconductors pass through the junction before they are collected at the device contacts. 
The CdCl2 treatment helps to build an interfacial layer at the junction and reduces lattice 
mismatch. 
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Figure 4.5  Polycrytallinity and Related Issues in CdS/CdTe Cell Structure
 
The CdCl2 heat treatment improves the CdS/CdTe junction by enhancing the 
inter-diffusion between the semiconductors leading to the formation of a alloyed 
CdTexSl-x/CdSyTel-y interface, where x and y are less than or equal to the solubility limits 
at about 400 °C (x~0.03 and y~0.06) as shown in figure 4.6 [3]. 
 
 
 
 
 
 
Figure 4.6 Interdiffusion Related Interfaces in CdS/CdTe Cell Structure 
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 This inter-diffusion process is considered to result in S-rich spikes along the grain 
boundaries. This S-rich material is likely to be n-type and could lead to enhance electron 
collection from the CdTe.  
The effect of inter diffusion of CdTe into CdS is to curtail the spectral response at 
its low wavelength (λ) end by reducing the window transmission. On the other hand, 
incorporation of some CdS into the CdTe extends the spectral response to longer 
wave lengths [13].  The QE of figure 4.7 shows evidence of the S-Te interdiffusion. The 
reduced QE between 520 and 580 nm provides clear evidence of interdiffusion of Te into 
the CdS, (the band gap shrinks at a rate of about 2.7 eV per unit y with increasing Te 
content in the CdTeySl-y). When cells are fabricated with no CdS layer, the red edge of 
the QE lies at about 855 nm, the band edge of pure CdTe, But when cells are fabricated 
with some CdS, part of the CdS layer is consumed and the QE extends an additional 10 to 
20 nm into the near infraredin some cases up to 885 nm. This is consistent with S 
diffusion into CdTe [3].  
 
Figure 4.7  QE With and Without CdS Layers 
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 The interface layer reduces the interface states density at the CdS/CdTe junction 
and recombination velocity. It is suspected that the inter-diffusion may be responsible for 
important electrical changes undergone by the cell during CdCl2 processing.  For 
example, inter-diffusion is associated with a decrease in the diode ideality factor, 
indicating a reduction in the interface state density [13]. 
 
 
4.4.2 Structural Properties  - Recrystallization 
 
From X-ray diffraction measurements for CdCl2 vapor treated CdTe films, it has 
been found that the lattice constant increases from 6.437 to 6.479 Å, respectively, for 
CdCl2 concentration from 1 to 5 wt. % (the amount of CdCl2 in CdTe pellets).  For 5 wt. 
% CdCl2, the value of the lattice constant 'a' is near to that for a powder sample (6.481 Å) 
[30]. The reduction in the lattice constant value can be due to tensile stress in these films. 
The shift in the value of 'a' towards the powder sample value with increasing CdCl2 
concentration indicates that CdCl2 reduces the stress in the CdTe films [14]. 
Figure 4.8 shows that most of CdTe X-ray diffraction peaks are present for films 
without CdCl2 treatment. However, when CdCl2 concentration increases to greater than 
1.5 wt. %, the x-ray reflection is predominantly from the (111) plane and the reflections 
from all other planes become negligibly small. This indicates that in the presence of 
sufficient CdCl2 vapor pressure, CdTe grains grow preferentially with (111) orientation. 
The dependence of CdCl2 concentration indicates that CdCl2 vapors somehow facilitating 
this oriented growth. This may be due to the increase in the mobility of Cd and Te2 atoms 
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 in presence of CdCl2. It is known that CdCl2 acts as a catalyst in the CdTe film growth 
and it increases the atomic mobility of Cd and Te [14]. 
 
Figure 4.8  Diffraction Spectra of CdCl2 Treated CdTe Films 
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A similar behavior is observed in CdS.  X-ray analysis for CdS films has shown 
that a single line at 26.65º, depicted in Figure 4.9 (a) is present before the treatment, 
which can be attributed to the [002] hexagonal phase as well as to the [111] cubic phase.  
On the contrary, after treatment, the hexagonal phase is more evident since, as is shown 
in Figure 4.9 (b), the [103] line clearly appears while the [002] line is narrowed 
indicating a better overall morphology [18].  
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Figure 4.9  X-ray Spectrum of CdS Layer (a) Before 
CdCl2 Treatment, (b) After CdCl2 Treatment 
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 4.4.3 Morphology of the Films – Grain Enhancement 
 
The CdCl2 heat treatment is known to be beneficial in improving the performance 
of CdTe solar cells for various reasons.  Among the improvements observed as a result of 
the CdCl2 heat treatment is an increase in grain size typically observed in films with 
submicron size grains.  Larger grain films (on the order of 1 µm or larger) do not undergo 
a grain enhancement, rather elimination of smaller grains present in such films has been 
observed [31].   SEM (Scanning Electron Microscope) measurements were carried out to 
determine the surface morphology of the films.  Figure 4.10 shows the impact of CdCl2 
on the morphology in the CdTe films.  The grain size increases drastically with CdCl2 
concentration.  Grain size has been increased from 0.1 to >1 µm for a 5 wt.% CdCl2 films 
[14].    
Figure 4.10 SEM Micrographs for CdTe Films 
(a) Before, and (b) After CdCl2 Treatment 
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  Figure 4.11 shows the AFM (atomic force microscopy) results for CdCl2 treated 
CdS layer.  CdS morphology remains good both before and after the treatment. 
 
 
 
Figure 4.11  AFM Picture of CdS Layer (a) Before, and 
(b) After CdCl2 Treatment [18]
(a)
(b)
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   Fourier transform analysis has indicated that the average lateral size of the 
crystallites has changed from 500 Å, before the treatment, to 2000 Å, after the treatment 
[18].   At higher CdCl2 concentration the reduction of Voc has been observed.  A detailed 
analysis of the above results reveals that there can be two possible reasons for the 
reduction of Voc.  The increase in CdCl2 can lead to CdTe films grow with a degree of 
(111) preferred orientation and also help to grow large size grains.  These growth 
conditions at higher CdCl2 concentration not only promote the larger grain growth but 
also generate larger voids or pinholes between the grains.  In addition to that , the 
reduction in the CdS thickness at higher CdCl2 concentration exposes any flaws in the 
CdS films.  All these lead to generation of micro-shunting paths in the CdS/CdTe 
junction and result in poor Voc and FF. 
 
 
4.4.4 Type Conversion  
  
As-deposited CdS is naturally n-type.  However as-deposited CdTe is typically n-
type and requires annealing in air or in the presence of a flux (i.e. CdCl2 ) to cause type 
conversion and p-n junction formation.   Therefore the process is often referred to an 
‘activation’ or ‘type conversion’ process. It is stated that chlorine out diffusion combined 
with the slow cooling thermal treatment under tellurium pressure enables one to get high 
stable p-conductivity in CdTe layers recrystallized with CdCl2  [23].  CdCl2  is used both 
as a source of dopant in the CdS layer as a general sintering flux to modify the crystal 
size and orientation of the CdS and CdTe layers and improves the layers’ structure and 
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 conductivity.  The low resistivity p-CdTe is indispensable for fabricating high efficiency 
solar cells.  A resistivity as low as 100 Ω-cm has been reported [35], while untreated 
CdTe films exhibits a resistivity of 107 Ω-cm.  
The properties of CdTe greatly depend upon the concentration of the various 
electrically active defects.  Substitutional chlorine is the donor in CdTe [32].  Interstitial 
chlorine is found to be an acceptor [33].  Chlorine also forms complexes with native 
defects in CdTe.  A complex VCd-D, where D would be Cl, has been proposed by some 
investigators [34, 35]. 
The diffusion coefficient of Cl in CdTe is low.  So it is possible to get balance 
between substitutional chlorine and native defect concentrations in CdTe and to bound 
almost all chlorine to the shallow acceptor complexes such as (VCd2- - ClTe+)-.  Another 
similar shallow acceptor complex in CdTe would be (Tei2- - ClTe+)-.  It is known that the 
chemical bond between chlorine and Te is strong, the chemical bond between chlorine 
and S is weak.  So it is likely that under Te pressure, part of Tei would be bound near ClTe 
forming the acceptor complex (Tei2- - ClTe+)-.  
Shallow acceptor Complex (VCd2- - ClTe+)- or / and (Tei2- - ClTe+)- are believed to 
be responsible for the high p-type conductivity in CdTe layers formed with CdCl2 flux 
[23]. 
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 4.4.5  Current Transport Mechanism  
 
It is considered that the CdCl2 treatment effects the conversion of CdTe from n- to 
p- type, lowers series resistance and is accompanied by a change in current transport 
mechanism from tunneling/interface recombination to recombination in the depletion 
region [13].  Current transport studies, that is temperature dependent I-V analysis of cells, 
before and after CdCl2 treatment indicate a change in the current transport mechanism.  
CdCl2 treatment improves the microstructure of the CdTe films and eliminates active 
states at the CdS/CdTe interface, presumably by interdiffusion [36], thereby changing the 
current transport mechanism.  The electron transport mechanism is dominated by 
recombination at the CdS/CdTe interface prior to the CdCl2 treatment and by depletion-
region recombination after the treatment [37].   This suggests a decrease in the density of 
interfacial states.  Some authors ascribe the effect at least partly to the reduction in the 
volume fraction of material influenced by grain boundaries due to grain growth.   
In DLTS study of CSS CdTe/CdS cells with CdCl2 treatment, a stable hole trap 
was observed in samples but its activation energy decrease smoothly (from 484±4 to 
195±7 meV) with the increasing severity of the CdCl2 treatment.  This was accompanied 
by a decrease in capture cross section from 2.6x10-13 to 3.5x10-18 cm-2.  The change in the 
activation energy was due to the band gap change which is the effect of interdiffusion 
(about 40meV) [38].  The change is directly associated with band bending at the CdTe 
grain boundaries, i.e. the valance band deformation is decrease by CdCl2 treatment. 
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 4.4.6 Solar Cell Performance  
 
The CdCl2 treatment improves the structural, morphological and electrical 
properties of the CdTe solar cells which eventually results in a significant increase in 
solar cell conversion efficiency (η) and all three solar cell parameters Voc, Jsc, and FF.  
Table 4.1 shows the improvement of solar cell parameters [36]. 
 
Table 4.1  Parameters of  CdTe/CdS Cells in the As-deposited, Annealed (400°C 
for 30 Minutes in Air) and CdCl2 Treated States 
 
processing Voc (mV) Jsc (mA/cm2) FF (%) η (%) 
As-deposited 0.55 6 39 1.6 
Air annealed 0.55 15 39 3.6 
CdCl2 treated 0.68 26.7 56.7 10 
 
 
It can be observed from table 4.1 that the air annealed samples are not improved 
much than the as-deposited samples.  Only a significant increase in Jsc is noticeable.  
Whereas all three solar cell parameters and the efficiency are increased at a great extent 
when they are CdCl2 treated. 
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 4.5  Summary 
 
 From the above discussions it can be concluded that the CdCl2 treatment has a 
great influence in CdTe/CdS solar cells.  It affects the CdTe cells in terms of the 
following properties. 
(1)   interdiffusion at the CdS/CdTe interface 
(2)   recrystallization 
(3)  grain enhancement 
(4)  CdTe defect levels  
(5)  type conversion 
(6)  current transport  and 
(7)  solar cell performance. 
 
 
54 
  
 
 
 
 
CHAPTER FIVE 
 
RESULTS AND ANALYSIS 
  
Test results and analysis are described in this chapter.  All samples have been 
characterized by dark and light J-V and SR measurements.   Various process parameters 
have been studied with respect to average Voc and FF in the following sections.   
 
 
5.1  Introduction 
 
The objective of this work was to increase the reactor size in order to investigate 
potential uniformity issues.  The initial size of the reactor was 3 x 3 cm2 and the new size 
is 3 x 15 cm2.  Initial experiments showed non-uniform performance as shown in figure 
5.1.  After studying the temperature profile of the substrate heater it was found to be non-
uniform (as shown in figure 5.2). The heaters were rearranged and a more uniform 
temperature profile was obtained as shown in figure 5.2.  The rest of the experiments are 
carried out under this profile.  Sample positions along the heater are always noted. 
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 Figure 5.1 and 5.2 show before and after recalibrations of temperature profiles 
and performance.  From these it can be seen that the temperature is a critical parameter 
that must be carefully controlled.  
The average Voc of four cells has been taken for each substrate at four different 
positions of the substrate holder.   Various processing conditions have been studied.  
Table 5.1 shows average Voc’s   for the various conditions at four different positions (1, 2, 
3 and 4) of the substrate heater.  Substrate positions 1, 2, 3, and 4 are located on the 
holder at 0.5 cm, 3.7 cm, 7.0 cm and 10 cm away from the front edge respectively.  The 
average Voc at four different positions is also shown graphically in figure 5.3. 
 
Table 5.1 Average Voc for Different Processing Conditions  
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Figure 5.3  Average Voc Verses Position of Substrate (Front to End of Holder) 
 
Factors affecting the average Voc are described in the following sections. 
 
 
5.2   Substrate Position   
 
In general, there is a tendency for the average Voc to decrease toward the rear end 
of the substrate holder which is obvious in figure 5.3.  A closer examination of the data 
indicates that the average Voc decreases with respect to the position away from the front 
edge of the holder for samples #3, #11, #28, and #29 all of which were heat treated with 
the source temperature of 460
o
C, while relatively constant average Voc values have been 
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 observed for samples #6, #31 and #34 which were treated at a higher source temperature 
of 480
o
C as shown in figures 5.4 and 5.5.   
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Figure 5.4  Average Voc at Different Positions (460°C) 
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   Since the vapor pressure of CdCl2 increases with temperature, the observed 
uniformity of average Voc at 480°C could be due to the availability of sufficient CdCl2 
vapor throughout the holder up to the rear edge.    
 
 
5.2.1 J-V and SR for Largest Non-uniformity in Performance 
 
 In this section cells from run #28 that exhibit the largest performance variations 
are compared to determine the reasons for the non-uniformity.  J-V and SR curves are 
shown in figure 5.6 and 5.7. 
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Figure 5.6  Dark J-V (top),  Light J-V (bottom) for Sample #28 
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Figure 5.7  SR Curves for #28   
Table 5.2 shows the best device results for each position and table 5.3 shows Rs, 
Rsh for the same devices. 
 
       Table 5.2  Cell Results for Run # 28(TSRC=460°C, TSUB=430°C, t = 2 Minutes) 
Sample Number Position Max.Voc 
(mV) 
FF (%) Jsc 
(mA/cm2) 
Efficiency 
η(%) 
#28 (1-8-B1-1a) 1 790 55 22.52 9.78 
#28 (1-8-B1-2a) 2 770 46.4 22.17 7.92 
#28 (1-8-B2-1d) 3 730 54.6 23.23 9.17 
#28 (1-8-B2-2d) 4 710 51.6 21.39 7.83 
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 Figure 5.6 shows the dark ln J-V (top-left).   From this plot it can be seen that at 
low current, cells at positions 1, 2, 3 have very similar dark J, while the cell at position 4 
has a higher dark J.  That suggests that recombination in cell at position 4 is higher.  The 
CdCl2 vapor affects the defect levels in the CdTe and reduces recombination.  CdCl2 may 
have less effect on the cell at position 4 due to insufficient CdCl2 vapor (CdCl2 vapors are 
suspected to get depleted at this position as mentioned earlier). Therefore lack of CdCl2 
may be the cause for high recombination in cell 4. 
 
   Table 5.3  Series and Shunt Resistances for Run #28. 
Sample Number Device  
position 
Rsh 
 (Ω-cm2) 
Dark Rs 
 (Ω-cm2) 
Light Rs  
(Ω-cm2) 
#28 (1-8-B1-1a) 1 924 2.98 2.6 
#28 (1-8-B1-2a) 2 920 3.42 5.27 
#28 (1-8-B2-1d) 3 720 2.6 2.3 
#28 (1-8-B2-2d) 4 800 1.8 2.0 
 
From the linear dark J-V (figure 5.6 (top right)) at high current, the cells at 
positions 1and 2, have lower dark J than that of cells 3 and 4.  The reason is cell 1 and 2 
have higher Rs in the dark as shown in table 5.3.  From the light J-V (figure 5.6 (bottom-
right)) at higher forward bias, cells1and 2 also show higher Rs.  Rs is the highest for cell 
#2 due to barrier which can be seen in the light dV/dJ curve (shown in figure A.1 of 
appendix A). Therefore the lowest FF of this device seems to be due to highest Rs which 
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 is the effect of the back contact, and not the CdCl2.  From the light J-V (figure 5.6 
(bottom-left)), Rsh is similar for all four cells (700-900 Ω-cm2).   
Figure 5.7 shows the SR of the four cells.  # 4 shows collection related loss.   
From the blue region it can be seen that # 3 and #4 have thinner CdS which leads to low 
Voc for these devices.  #1and #2 are different substrates from #3 and #4.  Therefore there 
is a possibility for the variations of Voc to be due to the CdS thickness variation.  However 
the trend from high to low Voc from cell positions 1 to 4 is still present.     
 Finally it can be concluded that the low FF of the devices is due to the back contact 
(more obvious in # 2) and low Jsc of #4 is related to the CdCl2.  Gradual variations in Voc 
can be due to CdS thickness variation as well as the CdCl2 effect. 
 
 
5.3   Source Temperature 
 
Two source temperatures of 460
o
C and 480
o
C have been applied to the samples in 
order to see the variation of average Voc and FF.  The best average Voc has been found to 
be at position 1 for all the test samples as shown in figure 5.3.  Further analysis on the 
effect of source temperature has been carried out based on the best average Voc and FF in 
this section.   
Samples #2, #3, #11, #28, #29, and #41 have been tested at source temperature 
460
o
C while samples #6, #7, #8, #12, #31, and #34 have been tested at 480
o
C.  The effect 
of source temperature on average Voc and FF has been studied by keeping all the other 
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 test conditions such as substrate temperature, treatment time and CBD time constant.  Set 
1 (sample #11 and #12) and Set 2 (sample #31 and #41) of similar conditions have been 
analyzed for varying source temperature as given in Table 5.4 and are plotted in figure 
5.8.    At lower substrate temperature (420
o
C), average Voc increases with increasing 
source temperature while at higher substrate temperature (430
o
C), average Voc shows the 
opposite trend as shown in figure 5.8.  A similar trend has been found for FF.   
 
Table 5.4   Samples of Same Conditions with Different Source Temperatures 
 Set 1 Set 2 
Sample No. #12 #11 #31 #41 
Treatment time (s) 90 90 90 90 
Source temp (oC) 480 460 480 460 
Substrate temp (oC) 420 420 430 430 
CBD time (min) 90 90 90 90 
Max. Avg. Voc (mV) 827.5 815 770 787.5 
FF (%) 65 61.8 59.6 60 
 
The maximum average Voc of 828 mV and FF of 65% have been obtained from 
sample #12 at 480
o
C source temperature.   
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Figure 5.8  Average Voc and FF Versus Source Temperature 
 
 
5.3.1 J-V and SR Analysis 
 
J-V and SR data are shown in figure 5.9 and 5.10 respectively.  Table 5.5 shows 
the best device results for different source temperatures and table 5.6 shows Rs and Rsh 
for the same devices.   
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Figure 5.9  Dark (top) and Light (bottom) J-V for Samples #11 & #12 Annealed at 
      Different Source Temperatures: 480 and 460°C 
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Figure 5.10  SR Curves for Source Temperatures of 480 and 460°C  
 
 
        Table 5.5  Cell Results for Samples #11 and #12(TSUB=420°C, t = 90 Seconds) 
Sample Number Source 
Temp(°C)
MaxVoc 
(mV) 
FF (%) Jsc 
(mA/cm2) 
Efficiency 
η(%) 
#11 (4-17-A12-1c) 460 830 67.1 22.81 12.70 
#12 (4-17-A5-1b) 480 830 65 23.53 12.69 
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 Table 5.6  Rs and Rsh for Samples of Various Source Temperatures 
Sample # Source 
Temp(ºC) 
Rsh 
(Ω-cm2) 
Dark Rs (Ω-cm2) 
(upper limit) 
Light Rs(Ω-cm2) 
(upper limit) 
#11 (4-17-A12-1c) 460 1000 7 0.8 
#12 (4-17-A5-1b) 480 1000 0.8 0.4 
 
The dark ln J-V in figure 5.9 (top-left) show very similar dark currents for both 
devices.  In the linear dark J-V (figure 5.9 (top-right)), the cell of 460 ºC shows lower 
current than that of 480 ºC cell.  Rs is higher for the 460 ºC sample (Table 5.6) and a back 
barrier is present (which can be seen in dV/dJ plot given in figure A.2 of appendix A).  
The lower forward current for the 460 ºC sample is due to the back contact.  The light J-V 
(figure 5.9 (bottom)) shows the similar trend.  The Voc, FF, and the Rsh are similar in both 
devices.  From the SR in figure 5.10, it can be observed that the 480 ºC sample possibly 
has a slightly thinner CdS.  But this variation is within experimental variations. 
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 5.4  Substrate Temperature 
 
Substrate temperatures are always kept lower than the source temperatures which 
allows CdCl2 vapor to be available to the substrate before they reach the predetermined 
temperature.  Substrate temperatures were varied from 420
o
C to 450
o
C at an increment of 
10
o
C and their effect on average Voc and FF have been investigated.   
Samples #2, #3, #11, and #41 have been treated with a source temperature of 
460
o
C while samples #12 and #31 have been treated with 480
o
C source temperature.  The 
effect of substrate temperature on average Voc and FF has been studied by keeping all the 
other test conditions such as source temperature, treatment time and CdS thickness 
constant.  Set 1 (sample #2, #3, #11 and #41) and Set 2 (sample #12 and #31) of such 
similar conditions have been analyzed for varying substrate temperature as shown in 
Table 5.7 and are plotted in figure 5.11.     
It has been observed that at higher source temperature (480
o
C), the average Voc 
decreases significantly with increasing substrate temperature while at lower source 
temperature (460
o
C), the average Voc deceases gradually with increasing substrate 
temperature.  A similar trend has been found for the FF.  
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     Table 5.7   Samples Annealed at Different Substrate Temperatures 
 Set 1 Set 2 
Sample No. #2 #3 #41 #11 #12 #31 
Treatment time (s) 90 90 90 90 90 90 
Source temp (oC) 460 460 460 460 480 480 
Substrate temp (oC) 450 440 430 420 420 430 
CBD time (min) 90 90 90 90 90 90 
Max. Avg. Voc (mV) 770 785 787.5 815 827.5 770 
FF (%) 53.1 53.8 60 61.8 65 59.6 
 
It can be seen in the above Table 5.7 that the maximum average Voc of 828 mV 
and FF of 65% can be obtained at 420
o
C substrate temperature for sample #12. 
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Figure 5.11  Average Voc and FF Versus Substrate Temperature 
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 Figure 5.11 shows that the average Voc and FF decrease with 420
o
C substrate 
temperature.  At 420
o
C substrate temperature, higher average Voc has been obtained for a 
source temperature of 480
o
C, and at 430
o
C substrate temperature higher average Voc has 
been obtained at a source temperature of 460
o
C. 
  This behavior is believed to be due to the effects of CdCl2 vapor pressure and 
substrate temperature on the properties of the CdS/CdTe interface. 
 
5.4.1 J-V and SR Analysis 
 
J-V and SR data are shown in figure 5.12 and 5.13 respectively.  Table 5.8 shows 
results of the best devices at different substrate temperatures and table 5.9 shows Rsh and 
Rs for the same devices.  
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Figure 5.12  Dark J-V (top),  Light J-V (bottom) for Sample #2, #3, #41 and #11
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Figure 5.13  SR for Different Substrate Temperatures(Sample #2, #3, #11 and #41) 
 
   Table 5.8  Cell Results for Samples #2, #3, #41 and #11(TSRC=460°C, t = 90 Seconds) 
Sample Number Substrate 
Temp(°C) 
Max.Voc 
(mV) 
FF (%) Jsc  
(mA/cm2) 
Efficiency 
η(%) 
#2 (4-17-A6-1a) 450 770 57.5 22.64 10.02 
#3 (3-22-A18-2a) 440 790 58.1 22.44 10.30 
#41 (3-23-A2-1a) 430  800 64.1 23.19 11.89 
#11 (4-17-A12-1c) 420 830 67.1 22.81 12.70 
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    Table 5.9  Rs and Rsh for Samples Annealed at Different Substrate Temperatures 
Sample # Substrate 
Temp(ºC) 
Rsh  
(Ω-cm2) 
Dark Rs  
(Ω-cm2) 
(upper limit) 
Light Rs  
(Ω-cm2) 
(upper limit) 
#2 (4-17-A6-1a) 450 800 12 3 
#3 (3-22-A18-2a) 440 800 10 2 
#41 (3-23-A2-1a) 430 900 8 1 
#11 (4-17-A12-1c) 420 900 7 0.7 
 
 
  The dark ln J-V in figure 5.12 shows a similar J for the #2(450 ºC), #41(430 ºC) 
and #11(420 ºC) and a higher J for #3(440 ºC).  This suggests that the recombination in 
cell #3 is higher.  The reason of this high recombination is not clear since the other high 
temperature cell (450 ºC sample) shows less recombination.  From linear dark J-V it can 
be observed that there is a curve shift from low to high substrate temperature.  This is 
believed to be due to CdS photoconductivity at the front (Rs is associated with CdS which 
is difficult to quantify) of the higher substrate temperature samples as shown in figure 
A.3 of appendix A.  The CdCl2 treatment at higher temperatures like 450, 440 ºC may 
cause an excessive interdiffusion between CdS and CdTe which has a detrimental effect 
on the cells.  This may be the reason for the low Voc (Table 5.8) towards higher substrate 
temperatures.  It can be seen from Table 5.9 that Rs is decreasing with decreasing 
substrate temperature.  The FF depends on Rs and it is increasing with decreasing 
substrate temperature (Table 5.8).  The best Voc and FF are obtained at 420 ºC.  However, 
Jsc is higher in 430 ºC due to a thinner CdS as shown in the Q.E. of figure 5.13.   
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 5.5  Treatment Time 
 
The treatment time was varied from 15 seconds to 2 minutes in order to obtain the 
optimum treatment time of CdCl2 vapor.  The treatment time is the time interval from the 
instant that the cells reached the predetermined annealing temperature until the heaters 
were turned off.  Three different sets of data have been complied in Table 5.10 to analyze 
the effect of treatment time on the average Voc and FF.   From set 1 (#8, #7 and #6) of 
source/substrate temperature of 480/420
o
C and of 80 min CBD, it has been found that the 
average Voc and FF increases with increasing treatment time.  From set 2 (#45, #41 and 
#28), the maximum average Voc has been obtained at 90 sec treatment time.  In the case 
of set 3 (#34 and #31), the average Voc and FF decreases with increasing treatment time 
(from 30 sec to 90 sec) as shown in figure 5.14.  The best overall performance was 
obtained for 90 sec treatment time and 480/420°C source/substrate temperature.  The 
FF’s and average Voc’s are plotted in figure 5.14.   
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     Table 5.10   Samples Annealed at Different Treatment Times 
 Set 1 Set 2 Set 3 
Sample No. #6 #7 #8 #45 #41 #28 #31 #34 
Treatment time (s) 90 60 15 30 90 120 90 30 
Source temp (oC) 480 480 480 460 460 460 480 480 
Substrate temp (oC) 420 420 420 430 430 430 430 430 
CBD time (min) 80 80 80 90 90 90 90 90 
Max. Avg. Voc (mV) 800 790 780 775 787.5 780 770 782.5 
FF (%) 62.2 60.6 55.3 65.3 60 55.5 59.6 61.4 
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Figure 5.14  Average Voc and FF Versus Treatment Time 
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 5.5.1 J-V and SR Analysis 
 
The J-V and SR data for the samples of Table 5.11 are shown in figures 5.15 and 
5.16 respectively.  Table 5.11 shows the results of the best devices and Table 5.12 shows 
Rs and Rsh for the same samples.   
 
   Table 5.11   Cell Results for Samples #6, #7, and #8(TSRC=480°C, TSUB=420°C) 
Sample Number Treatment Time 
(sec) 
Voc 
(mV) 
FF (%) Jsc 
(mA/cm2) 
Efficiency 
η(%) 
#6 (4-17-A20-1d) 90  800 62.6 23.50 11.76 
#7 (4-17-B20-1a) 60  790 62.3 23.12 11.38 
#8 (4-17-A21-2d) 15  780   58.4 22.94 10.45 
 
 
   Table 5.12  Rs and Rsh for Samples Heat Treated at Different Treatment Times  
Sample # Treatment 
Time(sec) 
Rsh  
(Ω-cm2) 
Dark Rs  
(Ω-cm2) 
(upper limit) 
Light Rs  
(Ω-cm2)  
(upper limit) 
#6 (4-17-A20-1d) 90 800 3 2 
#7 (4-17-B20-1a) 60 900 2 1.5 
#8 (4-17-A21-2d) 15 900 11 4 
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Figure 5.15  Dark J-V (top),  Light J-V (bottom) for Sample #6, #7, and #8 
79 
 0%
10%
20%
30%
40%
50%
60%
70%
80%
90%
100%
400 450 500 550 600 650 700 750 800 850 900
Wavelength, (nm)
Q
.E
.
#8 (4-17-A21-2d(15sec))
#7 (4-17-B20-1a(60sec))
#6 (4-17-A20-1d(90sec))
 
Figure 5.16  SR Curves for Different Treatment Times (Samples #6, #7, and #8)   
 
The dark ln J-V in figure 5.15 shows small variations in the dark current below 
0.8 volt for all three treatment times.  From the linear J-V it can be seen that 15 sec 
sample (#8) exhibits a higher Rs, and there is a back contact barrier which can be seen in 
the dV/dJ plot given in figure A.4 of appendix A.  Therefore the low FF of this sample is 
due to the back contact.  The low Voc of #8 may also be due to the back contact barrier.  
90 sec treatment time exhibits the best performance for all the samples.    
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CHAPTER SIX 
 
CONCLUSION  
 
The average performance of the solar cells (in terms of Voc and FF) decreases 
towards the rear end of the substrate holder, more prominently at lower source 
temperatures of 460
o
C.  Better uniformity in devices from front to rear of the substrate 
holder can be achieved by increasing the source temperature up to 480
o
C.  
A relationship can be observed between the source and the substrate temperature 
while obtaining higher Voc and FF.   If the source temperature of CdCl2 vapor chamber is 
higher (i.e. 480
o
C in this study), the substrate temperature should be lower (i.e. 420
o
C) 
and vice versa.  Based on the results obtained in this thesis it is apparent that both the 
substrate annealing temperature and the amount of CdCl2 are affecting device 
performance and must be optimized together.  To better understand this process, detailed 
analysis of the interface is necessary. 
 With regard to the treatment time, it can be concluded that the optimum time to 
obtain maximum average Voc and FF varies with source/substrate temperatures.  Shorter 
treatment time is desirable for a higher source/substrate (480/430oC) temperature 
combination, while longer time is required for high/low (480/420oC) and low/high 
(460/430oC) source/substrate combinations.   
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 The conditions for the best device in this research are source temperature = 
480
o
C, substrate temperature = 420
o
C, treatment time = 90 sec, He/O2 = 160/40 cc, and 
CBD time for CdS = 90 min. 
The cell parameters obtained for the best device are Voc = 830 mV, FF = 65%,  
Jsc = 23.53 mA/cm2, and η =12.69%. 
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Appendix A:  Test Results of Series and Shunt Resistance 
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Figure A.1  Series and Shunt Resistance for Position # 2 
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Figure A.2  Series and Shunt Resistance for Source Temperature 460
o
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Appendix A  (Continued) 
 
 
 #3 (3-22-A18-2a(440))
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Figure A.3  Series and Shunt Resistance for Substrate Temperature 440
o
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 #8 (4-17-A21-2d(15sec))
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Figure A.4  Series and Shunt Resistance for Treatment Time 15-sec 
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